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Abstract—For a dual-mode baseband receiver for the
OFDMWireless LAN andWCDMA standards, integration
of the demodulation and equalization tasks on a dedicated
hardware module has been investigated.
For OFDM demodulation, an FFT algorithm based on
cascaded twiddle factor decomposition has been selected.
This type of algorithm combines high spatial and tempo-
ral regularity in the FFT data-flow graphs with a minimal
number of computations. A frequency-domain algorithm
based on a circulant channel approximation has been se-
lected for WCDMA equalization. It has good performance,
low hardware complexity and a low number of computa-
tions. Its main advantage is the reuse of the FFT kernel,
which contributes to the integration of both tasks.
The demodulation and equalization module has been de-
scribed at the register transfer level with the in-house
developed Arx language. The core of the module is a
pipelined radix-23 butterfly combined with a complex mul-
tiplier and complex divider. The module has an area of
0.447 mm2 in 0.18 µm technology and a power consump-
tion of 10.6 mW. The proposed module compares favorably
with solutions reported in literature.
Keywords—OFDM demodulation, WCDMA, frequency-
domain equalization, architecture design.
I. Introduction
Support of multiple radio standards will be a key
feature for next-generation mobile receivers. Multi-
standard receivers allow to maximally utilize the avail-
able radio environment. The research described in this
paper has been performed in the context of the design
of a dual-mode receiver that supports OFDM-WLAN
and WCDMA standards. These standards give com-
plementary service as both high data rates and full
mobility can be obtained. It is challenging to inte-
grate these computationally complex standards on a
signal processing architecture that is both area and
power efficient.
The WCDMA and OFDM-WLAN receiver systems
can be studied at different levels when searching for
possibilities for efficient integration. Consider first
the standards at the system level. Figure 1 shows
the required system-level tasks of a general radio re-
ceiver. In the analog front-end, the radio signal is
mixed to baseband. The standards operate at differ-
ent frequency bands, e.g. WCDMA downlink at 2 GHz
and OFDM-WLAN standard IEEE 802.11a at 5 GHz.
The first signal processing tasks in the digital domain
tasks include filtering, e.g. for pulse shaping used in
WCDMA [1] and synchronization of the the signal in
time and frequency. The subsequent demodulation
and equalization tasks reverse the distortion of the
multipath channel propagation and result in equalized
symbol sequences, e.g. quadrature phase shift keying
(QPSK) symbols.
The modulation techniques used in WCDMA and
OFDM-WLANs differ significantly. With orthogo-
nal frequency division multiplexing (OFDM), multiple
symbols are transmitted over parallel carriers. The
carriers can be efficiently demodulated with a fast
Fourier transform (FFT) operation to obtain the orig-
inal symbols. The symbols then have to be equalized
separately to reduce amplitude and phase distortion
due to multipath propagation.
In a code division multiple access (CDMA) com-
munication system, multiple symbol sequences are
code-multiplexed to enable simultaneous transmis-
sion. Each symbol sequence is encoded with a unique
code with a higher rate. The WCDMA standard uses
orthogonal variable spreading factor (OVSF) codes.
All encoded signals are summed and this combined
CDMA signal is then scrambled and modulated on
a single carrier. Multipath propagation destroys
the code-orthogonality of the original CDMA sig-
nal. Equalization is then required to correct the dis-
torted signal. The equalized samples are subsequently
descrambled and despread into separate symbol se-
quences by correlating with the proper codes.
After the demodulation and equalization tasks, the
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equalized symbols are demapped to bits. The bits
are then processed by the channel decoding block for
error correction and detection. The result is finally
forwarded to the upper protocol layer, i.e. the medium
access control (MAC) layer.
Efficient integration of the demodulation and equal-
ization tasks on a dedicated hardware module has
been investigated more extensively. This paper
presents the results and is organized as follows. First
the algorithm exploration for the demodulation and
equalization tasks are presented. Algorithms have
been evaluated using the following criteria: per-
formance of the algorithm, computational efficiency
and related hardware complexity. Furthermore, the
reusability of the corresponding hardware kernels be-
tween the set of algorithms is important, because it
determines the efficiency of integration. In Section
III, the implementation and synthesis of the hardware
module that processes these algorithms is discussed.
In Section IV a comparison is made with equaliza-
tion and demodulation hardware implementations re-
ported in literature. Finally, the conclusions are pre-
sented.
II. Algorithm exploration
A. OFDM demodulation
For OFDM demodulation, an FFT algorithm based
on cascaded twiddle factor decomposition [2] has been
selected. This type of algorithm combines high spa-
tial and temporal regularity in the FFT data-flow
graphs with a minimal number of computations. Con-
cretely, the radix-23 FFT algorithm is available for
FFTs whose length N is a power of eight. It has
been chosen because the number of carriers in OFDM-
WLANs is 64. The decomposition starts with a four-
dimensional index map of the discrete frequency and
time index of the discrete Fourier transform (DFT)
equation:
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N
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If (4) is substituted in (3), and the summation is
expanded for indices n1, n2 and n3 one finds a set of
8 DFTs of length N8 :
X(k1 + 2k2 + 4k3 + 8k4) =
N
8
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[
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]
W n4k4N
8
(5)
where the following equations represent three cas-
caded radix-2 butterfly stages, hence the name radix-
23 butterfly (shown in Figure 2):
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′′′) + (−1)k1x(n′′′ + N
2
) (8)
By recursively applying the decomposition of the
remaining set of N8 DFTs (i.e. by applying another
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Fig. 2. Signal flow graph of the radix-23 butterfly
factorization step to index n4 and discrete frequency
k4 in the summation of (5)), the complete FFT algo-
rithm with radix-23 butterflies is obtained. The sig-
nal flow graph of the complete FFT using the radix-23
algorithm has a structure similar to the radix-2 algo-
rithm with high spatial regularity. The non-constant
twiddle-factor multiplications are now conveniently
located at the output nodes of the radix-23 butterfly.
Inside the radix-23 butterfly, there are several con-
stant multiplications. In hardware, the multiplication
with twiddle factor −j can be implemented without
a multiplier. Further, the twiddle factor in (6) can be
decomposed into:
W
(k1+2k2+4k3)
8 = (−1)k3(−j)k2W k18
= (−1)k3(−j)k2
(√
2
2
(1− j)
)k1 (9)
This twiddle factor requires only two real multipli-
cations. It can be implemented in hardware using a
fixed-coefficient multiplier, which is cheaper than a
general-purpose multiplier. When a fixed-coefficient
multiplier is used, there are only log8N stages with
N non-trivial multiplications per stage. The compu-
tational complexity of the N -point FFT is therefore
only N log8 N =
N
3 log2 N , which is the same as for
split-radix FFT algorithm [3] that is known for its
computational efficiency. Split-radix FFT however,
has a more complicated structure than the radix-23
butterfly.
B. Equalization in WCDMA
The traditional way to detect the symbols in a dis-
torted CDMA signal is a correlation-based Rake re-
ceiver. The Rake receiver algorithm has both low
computational and hardware complexity. For heavily
loaded cells, i.e. when many channelization codes are
used, the performance of the Rake receiver decreases
significantly. Especially for the high-data rate HSDPA
mode, algorithms that give better performance are de-
sired because heavy loaded cells occur frequently. In
those cases, multi-user detection (MUD) algorithms
give good performance although at relatively high
complexity [4]. MUD algorithms take the informa-
tion of all users jointly into account to estimate the
signal of each individual CDMA user. These type of
algorithms are best used in the base station receiver,
where all user signals have to be processed. Equaliza-
tion algorithms on the other hand, are more suitable
for use in the mobile receiver because the composite
CDMA signal experiences a single channel from base
station to the mobile receiver.
The WCDMA equalizer has to reverse the effect of
the noisy multipath fading channel on the transmitted
composite CDMA signal t(n). The channel can be
modeled as a linear filtering operation:
r(n) =
L−1∑
l=0
h(l, n)t(n − l) + g(n) (10)
where coefficient h(l, n) represents the lth complex
component of the discretized channel impulse re-
sponse at time n. These channel coefficients also in-
clude the contribution of the transmitter and receiver
pulse-shaping filters [4]. The excess delay, or the max-
imum relative delay of the multipath components, is L
samples. The noise component is modeled with vari-
able g(n).
Using matrix equations the channel model becomes:
r = Ht+ g (11)
where received vector r is of length N . The channel
coefficient matrix H has dimension N × (N + L − 1)
and the transmitted vector t is of length N + L − 1,
because of the multipath delay effect. The noise con-
tribution is contained in vector g, which has a length
of N samples.
For block-based equalization, the estimate of the
transmitted vector, tˆ, is obtained by multiplying the
received vector r with an equalization coefficient ma-
trix W, with dimension N ×N , as in:
tˆ =Wr =W(Ht+ g) (12)
When equalization matrix W is calculated for the
channel transfer function of (12) based on the min-
imum mean squared error (MMSE) criterion, one
finds:
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W =
(
HHH+
σ2g
σ2t
I
)
−1
HH (13)
where σ2g is the noise variance and σ
2
t is the variance
of the transmitted CDMA signal. This ratio therefore
corresponds to the inverse of the signal-to-noise ratio.
This linear time-domain MMSE-equalization algo-
rithm gives good performance at considerable com-
plexity. For example, calculating the coefficient ma-
trix requires a matrix inversion operation, which is
costly to do in hardware. Multiplication of vector r
with matrix W can be approximated with a linear fil-
tering operation. The filter coefficients are then taken
from a column of matrixW. Filtering in the frequency
domain instead of the time domain can reduce the
number of operations. For example, filtering of long
sequences in the frequency domain with the overlap-
save technique requires less multiplications than linear
time-domain filtering, due to the efficient FFT algo-
rithm [3].
Frequency-domain equalization (FDE) is computa-
tionally more efficient than time-domain equalization
(TDE) [5]. An algorithm based on a circulant channel
approximation [6] results in even lower complexity and
has therefore been selected for implementation. The
algorithm starts with approximating the linear con-
volution of the transmitted signal with the channel
impulse response in (10) with a circular convolution
of these two signals. For block-based processing the
channel transfer function is now approximated as:
r = HCt+ g (14)
where the received block r of length N is assumed to
depend only on the samples of the current transmitted
block t, which is of length N as well. In reality the last
L−1 samples of the previous transmitted block affect
the received samples of the current block, but this
contribution is now neglected. The channel matrixHC
has size N ×N and is circulant. The channel impulse
response is assumed constant during the entire block
as well. An example of a circulant channel matrix
with a channel impulse response h(n) of length four
and four padded zeroes (so N = 8) is given as:
HC =


h0 0 0 0 0 h3 h2 h1
h1 h0 0 0 0 0 h3 h2
h2 h1 h0 0 0 0 0 h3
h3 h2 h1 h0 0 0 0 0
0 h3 h2 h1 h0 0 0 0
0 0 h3 h2 h1 h0 0 0
0 0 0 h3 h2 h1 h0 0
0 0 0 0 h3 h2 h1 h0


(15)
A special property of the circulant matrix HC ,
which is fully determined by vector h, is that it can
be decomposed as:
HC = F
−1diag(Fh)F = F−1ΛHCF (16)
where F is the Fourier matrix corresponding to the
DFT operation and F−1 its inverse. The diag oper-
ation places the values of a vector on the diagonal
elements of a matrix. Matrix ΛHC is the diagonalized
eigen value matrix of HC , where the eigen values of
HC are equal to the frequency transform of vector h.
When calculating the equalization matrix in (13)
and expanding the circulant channel matrix one finds:
WC = F
−1
[
ΛHHCΛHC +
σ2g
σ2t
I
]
−1
ΛHHCF (17)
The estimate of the transmitted vector tˆC is now
found as:
tˆC =WCr = F
−1
[
ΛHHCΛHC +
σ2g
σ2t
I
]
−1
ΛHHCFr (18)
This corresponds to equalization of the received vec-
tor r in the frequency domain. Fr first gives the
frequency transform vector R. This vector is then
equalized with frequency-domain equalization coeffi-
cient matrix MC :
MC =
[
ΛHHCΛHC +
σ2g
σ2t
I
]
−1
ΛHHC (19)
Note that matrix MC is diagonal and its k
th diago-
nal element is equal to:
MC,k =
H∗k
|Hk|2 + σ
2
g
σ2t
(20)
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Fig. 3. Data-flow graph for MMSE-equalization in the
frequency-domain using a circulant channel approximation
where Hk is the k
th discrete frequency component of
the frequency transform of the (estimated) channel
impulse response.
By transforming frequency transform TˆC to the
time domain by multiplying with F−1, the estimated
chip vector tˆC is finally found.
This frequency-domain equalization algorithm
based on a circulant approximation has relatively low
complexity. Firstly, the matrix inversion needed for
calculating the MMSE time-domain equalization co-
efficients in (13) has been reduced to the simpler divi-
sion operation in (20). Secondly, the matrix multipli-
cation of MMSE-TDE reduces to vector operations.
Matrix MC is diagonal, which implies that the matrix
multiplication comes down to multiplying its diago-
nal values element-wise with vector R. In addition,
the (inverse) frequency transforms are vector opera-
tions as well. When the length of r is chosen a power
of two, an efficient FFT algorithm can be used.
Figure 3 shows the data-flow graph of frequency-
domain equalization based on a circulant channel ap-
proximation. In the figure, PS means the transition
from parallel (blocks) to serial (samples), and SP is
the transition from serial to parallel.
The question is whether the linear filtering of the
multipath channel can be approximated with a circu-
lant channel model. The circulancy approximation is
allowed when zero-padding or a cyclic prefix is em-
ployed [6]. The WCDMA standard does not use these
mechanisms, so another approach has to be taken to
allow this approximation. It has been shown in [6] and
[5], that equalization based on a circulant channel ap-
proximation results in large differences for samples at
the boundaries of the equalized block. The overlap-
cut technique [6] can be used, because samples at the
center of the block are good estimates of the trans-
mitted signal. Overlap-cut only takes the properly
equalized chips of the center part of the block and
reconstructs the entire transmitted signal in an over-
lapping fashion.
Simulations of a WCDMA receiver system with the
MMSE-FDE algorithm using overlap-cut gives perfor-
mance close to linear MMSE-equalization in the time
domain [6]. Using a block size of N = 256 and an
overlap of 32 samples at both edges, the algorithm
gives sufficient performance at moderate computa-
tional complexity.
MMSE-FDE has low hardware and computational
complexity compared to MMSE-TDE. However, its
main advantage is that it enables the integration of
OFDM demodulation and WCDMA equalization on
a single architecture, since the FFT computational
kernel is now used by algorithms of both systems.
C. Despreading in HSDPA mode
The despreading operation converts the equalized
CDMA signal to multiple sequences of user sym-
bols. In the WCDMA standard, several channeliza-
tion codes with different spreading factors can be
used. In the HSDPA mode, however, the spread-
ing factor of the data channels is fixed to 16. The
channelization codes are orthogonal and correspond
to a row in a Hadamard matrix of size 16 × 16. This
can be exploited to perform the despreading opera-
tion for multiple codes in the HSDPA mode more ef-
ficiently with the Hadamard transform. An N -point
Hadamard transform corresponds to multiplying the
Hadamard matrix of sizeN×N with a vector of length
N . The two-point Hadamard matrix H2 is defined as:
H2 =
[
1 1
1 −1
]
(21)
The N-point Hadamard matrix, with N being a
power of 2, is defined as:
HN = HN
2
⊗H2 (22)
where ⊗ means a tensor product.
Similar to the DFT, the Hadamard transform can
be done in N log2N rather than N
2 operations, by
recursively decomposing the matrix. In analogy with
the FFT, the resulting algorithm is called the fast
Hadamard transform (FHT). For N = 8, for exam-
ple, one finds the Hadamard matrix H8 given as:
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H8 =
[
H4 H4
H4 −H4
]
=


H2 H2 H2 H2
H2 −H2 H2 −H2
H2 H2 −H2 −H2
H2 −H2 −H2 H2


=


1 1 1 1 1 1 1 1
1 −1 1 −1 1 −1 1 −1
1 1 −1 −1 1 1 −1 −1
1 −1 −1 1 1 −1 −1 1
1 1 1 1 −1 −1 −1 −1
1 −1 1 −1 −1 1 −1 1
1 1 −1 −1 −1 −1 1 1
1 −1 −1 1 −1 1 1 −1


(23)
The signal flow graph of a 8-point fast Hadamard
transform is given in Figure 4. The SFG of this FHT
has has the same structure as the SFG of the radix-23
butterfly (Figure 2), the only difference being that it
does not require multiplications with twiddle factors.
With the FHT, despreading of the worst case HS-
DPA scenario of 15 active codes can be efficiently done
by performing an FHT of length 16. Only 64 ad-
ditions/subtractions are needed to calculate all sym-
bols of the 16 possible channelization codes. This is
a reduction in number of add/subtract operations of
almost a factor four. Additionally, the similar struc-
ture of the signal flow graphs of the FHT and the
cascade-decomposition butterflies allows elegant inte-
gration on a single butterfly implementation in hard-
ware.
III. Hardware implementation
A. Module design
An architecture has been designed of a module that
is dedicated to process the demodulation and equal-
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Fig. 5. Data path of the pipelined radix-23 butterfly unit
ization algorithms. The core of this module is a
pipelined radix-23 butterfly shown in Figure 5. It con-
sists of three radix-2 butterfly components, with FIFO
buffers and IO-multiplexers. The multiplexers either
pass the input node or the radix-2 butterfly output to
the FIFO buffer. For example, in the first four cycles,
the top four nodes of the radix-23 signal flow graph are
loaded in the first FIFO buffer. In the following four
cycles, the lower nodes are fed and the radix-2 but-
terflies of the first stage of the radix-23 SFG can then
be calculated. The complete radix-23 SFG can thus
be performed with this pipelined unit in a few cycles.
Multiplication with internal twiddle factors −j and
W8 is optionally selected depending on the clock cy-
cle. The pipelined butterfly unit can be reconfigured
as well to perform a radix-22 butterfly [2] needed to
calculate a 256-point FFT.
In Figure 6 the data path of the demodulation and
equalization module is presented. The input of the
butterfly is connected to the data RAM. The output
of the pipelined butterfly unit is connected to a com-
plex multiplier. It is used to apply the twiddle factors
(stored in the twiddle ROM), for descrambling and
for equalization (stored in the coefficient RAM). The
output of the multiplier is subsequently stored in the
data RAM. To calculate the complex MMSE equaliza-
tion coefficients, a divider module is instantiated. The
dividend input is the complex conjugate of the butter-
fly output. The divisor input is the absolute squared
of the butterfly output plus the noise-to-signal ratio.
The absolute squared value is calculated on the mul-
tiplier as well.
B. Module implementation
B.1 Datapath implementation
The architecture of the demodulation and equaliza-
tion module has been implemented using the Arx lan-
guage [7, 8] developed in-house. Arx descriptions are
always at the register-transfer level (RTL), i.e. the
user needs to indicate the computations performed
in each clock cycle. A “behavioral” style of descrip-
tion amounts to lumping large numbers of computa-
tions into a single clock cycle. The Arx toolset gen-
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erates either C++ code for fast simulation or VHDL
for synthesis. Although fixed-point data types (bit-
true descriptions) are required for synthesis, floating-
point data types are supported for design evaluation
through simulation.
Stepwise refinement has been used to arrive from a
behavioral floating-point description to a fixed-point
cycle-true design for the arithmetic blocks and inter-
connect of the module. For the divider, a structural
VHDL description of a parameterizable array-divider
has been obtained from [9]. Its designers claim smaller
area, faster performance and less power consumption
than the array divider available from the Synopsys
Designware library.
For OFDM demodulation/equalization control has
been implemented to run a 64-point FFT. For the
WCDMA system, control has been implemented for
the FDE algorithm with a block size of 256 and for cal-
culation of the MMSE-equalization coefficients from a
channel impulse response vector. The hardware and
control for generation of descrambling codes and for
the despreading operation have not been implemented
yet.
B.2 Finite word length optimization
For the WCDMA-FDE mode, a finite word length
optimization has been done for all nodes in the data
path of the module. The goal was to meet a per-
formance target with minimal area, i.e. minimal data
path width. The target was an uncoded bit-error rate
smaller than 10−2 at 20 dB SNR for 15 users with
spreading factor 16 in the Vehicular A channel [1].
The resulting word length at the input and output
ports of the functional units is 10 bits.
B.3 Performance measurement
The uncoded BER performance of WCDMA equal-
ization running on the optimized module is shown in
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Figures 7 and 8. The ITU Pedestrian B and ITU Ve-
hicular A channel models [1] with added white Gaus-
sian noise have been used in the simulations. The
single-user case is compared to the case were 15 chan-
nelization codes with spreading factor 16 are used.
The performance of the floating-point algorithm is
shown as well and is closely approached by that of the
finite-word length hardware model. The performance
plot is still an upper bound, because ideal channel
estimation was used.
B.4 Synthesis results
The module has been synthesized with the Synop-
sys Design Compiler using a 0.18 µm UMC library.
The total area of the arithmetic functional units and
control is 0.109 mm2. The area of the required mem-
ories for storage of samples, equalization coefficients
and twiddle factors is relatively high: 0.338mm2. The
total area of the module is therefore 0.447 mm2.
283
The power consumption has been estimated using
Synopsys Power Compiler in combination with switch-
ing activity collected from Modelsim VHDL simula-
tion. The RTL description of the circuit has been
simulated with signals typical for the WCDMA-FDE
mode. A power consumption figure of 10.6 mW has
been found for the circuit and memories running at 50
MHz. The normalized power consumption is therefore
0.21 mW/MHz.
IV. Comparison
Several solutions for combining OFDM-WLAN and
WCDMA standards have been found in literature.
With the obtained information only a rough compar-
ison can be made with the proposed module because
the designs do not all have the same functionality and
hardware synthesis results were not always provided.
A. Performance
Nilsson et al. [10] and Harju et al. [11] combine an
FFT with a Rake receiver for their multi-standard sys-
tems also capable of processing WCDMA and OFDM-
WLANs. The performance of the proposed frequency-
domain equalization for WCDMA will be better than
with the Rake receiver used in these receiver systems.
The performance of Heyne et al. [12] is similar
to the MMSE-FDE equalizer. Their accelerator is
based on a CORDIC processor element that can be
used for both equalization in a WCDMA receiver and
performing an FFT operation. The system equa-
tions for WCDMA equalization are solved in a least-
squares sense by a QR-decomposition. The required
Givens-transformations are then performed with the
CORDIC processor elements.
Several tile-based reconfigurable architectures have
been studied as well, for example the architecture of
Kapoor et al. [13], of Matu´sˇ et al. [14] and the Mon-
tium tile processor [15]. These DSP architectures can
be configured to run the same FDE algorithm, thus
giving similar performance.
B. Area
Table I summarizes the area figures of the archi-
tectures translated to the area in 0.18 µm technol-
ogy. Note that these architectures do not all have
the same functionality. Furthermore, the area of the
required memory is not always included. Nilsson et
al. have implemented two separate accelerators for
FFT and Rake receiver. The total area of these ac-
celerators is larger than the area of the proposed de-
sign. They have implemented despreading and scram-
TABLE I
Area figures of different architectures
Implementation Area [mm2]
Proposed architecture 0.447
Nilsson 0.470
Kapoor 0.600
Matu´sˇ 1.46
Montium 3.51
ble code generation, but the used memory area in not
included in this area figure. Either way, there is no
gain in reusing arithmetic blocks between the demod-
ulation and accelerators. In the architecture of Harju
et al. multipliers are shared between the correlator en-
gine for the Rake receiver and six radix-2 FFT butter-
flies. They would likely gain area by sharing the mul-
tipliers but synthesis results are not provided. Heyne
et al. cleverly integrate equalization and demodula-
tion with algorithms that reuse a CORDIC element.
The hardware has not been implemented. The tile-
based reconfigurable architectures (Kapoor, Matu´sˇ,
Montium) all pay a large price in area for their pro-
grammability. This level of flexibility is not required.
C. Power consumption
The power consumption can be compared with
the Montium tile processor. The normalized power
consumption of the Montium for FFTs was 0.550
mW/MHz in 0.13 µm technology. Their power figure
to calculate a 64-point FFT or run a Rake receiver is
about two to four times higher than the power con-
sumption figure for theWCDMA equalization mode in
0.18 µm technology [16]. The average dynamic power
consumption of the Montium is smaller than for sev-
eral other reconfigurable tile processors, FPGAs and
microprocessors [15]. ASIC solutions, however, are
more energy efficient than the Montium tile proces-
sor.
V. Conclusions
We have presented a solution for efficient integra-
tion of the demodulation and equalization tasks of the
OFDM-WLAN and WCDMA standards for a dual-
mode baseband receiver architecture.
The selected cascade decomposition FFT algo-
rithms for OFDM demodulation are computationally
efficient and their signal flow graphs have high spa-
tial and temporal regularity which is advantageous for
hardware implementation.
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The selected MMSE frequency-domain equalization
algorithm for WCDMA equalization is favorable for
efficient integration of both standards on a dual-mode
receiver since it reuses the FFT kernel. The algorithm
gives good performance for the high data rate modes
of WCDMA and has a low computational and hard-
ware complexity.
The fast Hadamard transform is a computationally
efficient algorithm for despreading the HSDPA data
channels in WCDMA. The signal flow graph of fast
Hadamard transforms has the same structure as that
of the selected radix-23 butterfly which allows elegant
integration in hardware.
An RTL model of the demodulation and equaliza-
tion module has been efficiently implemented in Arx.
The finite-word-length optimized demodulation and
equalization module gives performance close to the
floating-point models. The total area of the module
is 0.447 mm2 and it has a power consumption of 10.6
mW for the WCDMA-FDE mode. The proposed cir-
cuit compares favorably in terms of area, power and
performance with results found in literature.
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